## PROCESS EVALUATION AND OPTIMIZATION FOR EUV MANUFACTURING

Philippe Foubert, Kathleen Nafus\*, Hideo Shite\*, Anne-Marie Goethals, Koichi Matsunaga\*, Jan Hermans, Eric Hendrickx imec, Kapeldreef 75, B-3001 Leuven, Belgium

\* on assignment from:

Tokyo Electron Kyushu Limited, I-I Fukuhara, Koshi-shi, Kumamoto 861-1116, Japan

#### **Abstract**

In the first half of 2011, the ASML NXE:3100 pre-production scanner was installed at imec. The NXE:3100 is equipped with a laser-assisted discharge produced plasma source from XTREME technologies, and is interfaced to a TEL CLEAN TRACK<sup>TM</sup> LITHIUS Pro<sup>TM</sup> -EUV.

We discuss the performance and optimization of the resist processes on the NXE:3100 cluster. After meeting preliminary resist screening criteria, gallon bottle samples of different resist platforms are installed on the EUV cluster for detailed benchmarking and optimization. The work focuses on optimization of across wafer critical dimension uniformity and process defect levels. The TEL smoothing process is optimized and manufacturability is greatly improved.

#### **Process evaluation conditions**

Processes evaluated:

Resist A on UL (20nm): 3100 qualification process Resist B on UL (20nm), FIRM<sup>TM</sup>Extreme<sup>TM</sup>: new process of record Resist C on UL (20nm), FIRM<sup>TM</sup>Extreme<sup>TM</sup>: new POR candidate


#### Evaluation tests:


CDU27: 27nm LS, conventional illumination, 50nm resist FT CDU22: 22nm LS, dipole 60x illumination, 40nm resist FT CH-CDU30: 30nm CH (20%bias), conventional ill., 60nm resist FT DEF32: 32nm LS, conventional illumination, 50nm resist FT Line roughness: 27nm LS (cfr. CDU27 wafers)

#### **CDU27**

Qualification and monitoring target structure of NXE:3100.

Baseline process conditions: resist A, LD puddle, TMAH, DIW rinse Process evaluation based on IF corrected CDU from YS scatterometry.





TEL CLEAN TRACKTM


LITHIUS Pro<sup>TM</sup> -EUV

NXE:3100


#### +2nm avg CDU<sub>corr</sub>=0.81nm $CD_{av}=26.8$ nm 0.84nm 0.67nm CDU<sub>corr</sub>=0.48nm

#### DEF32


Baseline process conditions: Resist A, LD puddle, TMAH, DIW rinse Defect inspection on KLA2835.



612 defects Density = 1.76 defects/cm<sup>2</sup>



Density =  $1.41 \text{ defects/cm}^2$ MGP




400 defects Density =  $1.15 \text{ defects/cm}^2$ 

#### CDU22


Qualification target structure of NXE:3300.

Process conditions: resist B, LD puddle, TMAH, FIRM<sup>TM</sup> rinse Process evaluation based on IF corrected CDU from CD-SEM.



Both resist B and C can be used to print 22nm LS. CDU performance of resist B is better.


For 27nm LS, resist A and B perform equally well. MGP allows more tuning of the process, resulting in superior CDU performance.




Also for contact holes, MGP and resist B give lowest CDU.

### Line roughness

Track smoothing process is further optimized on resist A.




Small CD change (< Inm) and LWR reduction (~11%) is uniform over the wafer.



Smoothing and FIRM<sup>TM</sup> have additive effect giving 16.5% total LWR reduction without degrading the lines.

# LD + FIRM


Embedded particles are the major contributor.



After several optimizations, the defect density is reduced to 0.36defects/cm<sup>2</sup>.

# ■ LD ■ LD+FIRM ■ LD (redo) ■ LD+FIRM (redo) Resist B

Resist B shows similar performance, improving when more wafers are run. FIRM<sup>TM</sup> hardly impacts defectivity.



Different routes are followed to improve the process, some of them look promising. Optimization still ongoing.

#### **Conclusion**

Overall process contribution to CDU is small (< Inm after optimization).

Dedicated process improvements bring defect density down to 0.4defects/cm<sup>2</sup>, and route to further reduction is identified. New resist C shows some particular process challenges.

Smoothing process now optimized for 2 resists with good uniformity and maintaining line integrity.

#### **Acknowledgements**:

Imec colleagues and Advanced Lithography program partners, Tokyo Electron Kyushu and on-site TEL service team, ASML support team at imec, and AZ-EM. ELECTRONIC MATERIALS

